



Chief River Block Diagram












POWER SYSTEM		
Charger	(ISL88731C)	P40
System 5V/3V	(TPS51123A)	P41
DDR1.5V	(TPS51216)	P42
VTT	(RT8240BGQW)	P43
+VCCSA	(TI51461)	P44
+VCORE+VGFX	(ISL95836)	P45
+1.8V	(G966A)	P46
AMD_GPU	(ISL95870A)	P47



Quanta Computer Inc.
PROJECT : Chief River


Size	Document Number	Rev
	Block Diagram	A1A
Date:	Wednesday, February 01, 2012	Sheet 1 of 48



POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0-S5
+VCCRTC	+3.0V~+3.3V		S0-S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0-S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0-S5
+5VPCU	+5V	AC/DC Insert enable	S0-S5
WIMAX_P	+3.3V	WMAX_P for WLAN	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_SUS	+1.5V	SUSON	S0-S3
+VCC_CORE		VRON	S0
+VTT	+1.05V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		MPWROK	S0









Quanta Computer Inc.
PROJECT : Chief River

Rev	Document Number	Rev
101	Ivy Bridge 3M	101A
Date: Wednesday, February 01, 2012		Sheet 5 of 48




Processor Strapping CPU/VGA

The CFG signals have a default value of '1' if not terminated on the board.

Pin Name	Configuration	
CFG2 (PEG Static Lane Reversal --> 16 Lane)	1=Normal Operation 0=Lane Reversed	CFG2 R118 *1K_4
CFG3 (Reserved)		
CFG4 (DP Presence Strap)	1=Disable; No physical DP attached to eDP 0=Enable; An ext DP device is connected to eDP	CFG4 R117 *1K_4
CFG5 CFG6 (PCIe Bifurcation)	00=>x8,x4,x4 - Device 1 function 1 and 2 enable 01=Reserved - (Device 1 function 1 disable ; function 2 enable) 10=>x8,x8 -Device 1 function 1 enable ; function 2 enable 11=(Default) x16 -Device 1 function 1 and 2 disable	CFG5 R104 *1K_4 CFG6 R116 *1K_4
CFG7 (PEG Defer Training)	1=PEG train immediately following xxRESETB de assertion 0=PEG wait for BIOS training	CFG7 R115 *1K_4


DDR3 VREF DQ (M3) S3P




Quanta Computer Inc.
PROJECT : Chief River

Size	Document Number	Rev
	Ivy Bridge 4/4	A1A
Date:	Wednesday, February 01, 2012	Sheet 6 of 48


Cougar Point (DMI, FDI, PM) CLG




Cougar Point (LVDS, DDI) CLG/CRU/LDU




PCH Pull-high/low CLG/PIV/S3P









System PWR_OK CLG



Deep Sx CLG






PCH Strap Table


Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWR0K	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 R2027 ~1K_4 PCBEEP									
GNT3# / GPIO55	Top-Block Swap Override	PWR0K	0 = 'top-block swap' mode 1 = Default (weak pull-up 20K)	R2028 ~1K_4 PCH_GNT3# [9]									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC0 R2081 ~330K_4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWR0K	<table border="1"> <tr> <th>GNT1#</th> <th>GPIO19</th> <th>Boot Location</th> </tr> <tr> <td>1</td> <td>1</td> <td>SPI *</td> </tr> <tr> <td>0</td> <td>0</td> <td>LPC</td> </tr> </table>	GNT1#	GPIO19	Boot Location	1	1	SPI *	0	0	LPC	R2085 ~1K_4 GNT1# [9] R2086 ~1K_4 GPIO19
GNT1#	GPIO19	Boot Location											
1	1	SPI *											
0	0	LPC											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_S50 R2087 ~1K_4 ACZ_SDOOUT_R ACZ_SDOOUT_R [7]									
DF_TV5	DMI/FDI Termination voltage	PWR0K	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R2088 ~2.2K_4 DF_TV5 [10] R2089 ~1K_4 H_SNB_IVDR [3]									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	+3V_S50 R2070 ~10K_4 PLL_ODVR_EN [10] R2071 ~1K_4									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S50 R2072 ~1K_4 ACZ_SYNC_R									
INIT3_3V#	Reserved	PWR0K	1 = Default (weak pull-up 20K)	Should not pull low, leave as No Connect									
GNT2# / GPIO53	ESI Strap (Server Only)	PWR0K	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
GPIO15	TLS Confidentiality	RSMRST	0 = Default. TLS no Confidentiality 1 = TLS Confidentiality	+3V_S50 R2074 ~1K_4 GPIO15 [10]									
L_DDC_DATA	LVDS Detected	PWR0K	0 = Default. Not Detected 1 = Detected	1 = PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWR0K	0 = Default. Not Detected 1 = Detected	1 = PU to 3V									
DDPC_CTRLDATA	Port C Detected	PWR0K	0 = Default. Not Detected 1 = Detected	0=NC									
DPPD_CTRLDATA	Port D Detected	PWR0K	0 = Default. Not Detected 1 = Detected	0=NC									
SATA3GP / GPIO37	Reserved	PWR0K	0 = Default	Should not be pulled high when strap is sampled									
SATA2GP / GPIO36	Reserved	PWR0K	0 = Default	Should not be pulled high when strap is sampled									
DSWVRMEN	Deep S4/S5 Well On-Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	+3V_RTC0 R2077 ~330K_4 R2077 ~330K_4 DSWVRMEN [7]									

Cougar Point (GPIO,VSS_NCTF,RSVD) CLG




BOARD ID SETTING CLG/PX/OEV/UGA/CLG-Strap

Board ID	ID0	ID1	ID2	ID3	ID4	ID5	ID6	ID7	ID8	ID12	ID13	ID14
HM75 HM76	H L											
UMA SKU VGA SKU		H L										
W/O 3G W/ 3G			H L									
HuronRiver ChiefRiver				H L								
13" 14"					H L							
W/ CEC W/O CEC						H L						
W/ G-sensor W/O G-sensor							H L					
W/ HDMI W/O HDMI								H L				
Capetown Luxor									H L			
Only VGA FX mode										H L		
W/ CRT W/O CRT											H L	
HM75 76 HM70												H L




	Description	ID9	ID10	ID11
NU3@/NSC@/NUR@	ULU-2 and W/O R-USB Port	L	L	L
NU3@/NSC@/UR@	ULU-2 and W/O S&C UR-2	L	L	H
U3@/NSC@/UR@	ULU-2 and W/O S&C UR-3	H	L	H
NU3@/SC@/UR@	ULU-2 and W/S&C UR-2	L	H	H
U3@/SC@/UR@	ULU-3 and W/S&C UR-3	H	H	H






U3@ S&C@ UR@
NU3@ NS&C@ NUR@




ID_Detect	default
Metal/IMR	H
TEXTURE	L



H=8 (Rev)



H=4 (Rev)




2-2013287-1

Quanta Computer Inc.
PROJECT : Chief River


Size	Document Number	Rev
	DDR3 DIMM-1	A1A

Date: Wednesday, February 01, 2012 Sheet 14 of 48

DDR Power Decoupling DDR



DDR3 VREF DQ (M1) DDR




VGA



U5000A

PART 1 OF 9



PCI EXPRESS INTERFACE

EV@HEATHROW M2


Thames and Seymour Power-on sequence

- 1 => +1V_GPU
- 2 => +3V_D
- 3 => +VGPU_CORE,+1.5V_GPU
- 4 => +1.8V_GPU

PEG



Intel platform: Lane0 ~ Lane15
 Brazos platform: Lane12 ~ Lane15
 Comal and Sabine platform: Lane8 ~ Lane15

		Quanta Computer Inc.	
		PROJECT : Chief River	
Size	Document Number	Thames_M2/ PEG*16	
Date:	Wednesday, February 01, 2012	Sheet	15 of 48



Quanta Computer Inc.
PROJECT : Chief River

Size	Document Number	Rev
	Thames_M2/XTAL_LVDS	A1A
Date:	Wednesday, February 01, 2012	Sheet 17 of 48




DDR3 Memory TYPE				Size					Vendor
Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP4 DVPDATA_4	RAM_STRAP3 DVPDATA_3	RAM_STRAP2 DVPDATA_2	RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0	
Hynix	H5TQ1G63DFR-11C (64M*16)	AKDSLZWTW02 * 4	512MB	0	0	0	0	0	512@ & Hyn@
		AKDSLZWTW02 * 8	1GB	0	0	1	0	0	1GB@ & Hyn@
	H5TQ2G63BFR-11C (128M*16)	AKD5MGWWTW00 * 4	1GB	0	1	0	0	0	1GB@ & Hyn@
		AKD5MGWWTW00 * 8	2GB	0	1	1	0	0	2GB@ & Hyn@
	H5TQ4G***** (256M*16)	AK***** * 8	4GB	1	0	0	0	0	4GB@ & Hyn@
Samsung	K4W1G1646G-BC11 (64M*16)	AKD5EGGT500 * 4	512MB	0	0	0	0	1	512@ & Sam@
		AKD5EGGT500 * 8	1GB	0	0	1	0	1	1GB@ & Sam@
	K4W2G1646C-HC11 (128M*16)	AKD5MGWT500 * 4	1GB	0	1	0	0	1	1GB@ & Sam@
		AKD5MGWT500 * 8	2GB	0	1	1	0	1	2GB@ & Sam@
	K4W4G***** (256M*16)	AK***** * 8	4GB	1	0	0	0	1	4GB@ & Sam@
AMD	23EY2387MC11 (64M*16)	AKD5EZWT700 * 4	512MB	0	0	0	1	0	512@ & AMD@
		AKD5EZWT700 * 8	1GB	0	0	1	1	0	1GB@ & AMD@
	23EY4187MC11 (128M*16)	AKD5DZWT700 * 4	1GB	0	1	0	1	0	1GB@ & AMD@
		AKD5DZWT700 * 8	2GB	0	1	1	1	0	2GB@ & AMD@
	23EY***** (256M*16)	AK***** * 8	4GB	1	0	0	1	0	4GB@ & AMD@

CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				MB Default Setting(IC internal PD)
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS. NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	1
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	1
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
BIF_GENB_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	0
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select # GPIO22 = 0, defines memory aperture size # GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (S1) 101 - 1Mbit M25P10A (S1) 101 - 2Mbit M25P20 (S1) 101 - 8Mbit M25P80 (S1) 100 - 512Kbit M25SLV512 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	xxx
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	0
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 11 - Audio for both DP and HDMI if dongle is detected HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	0
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED. THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	xxx

System Memory Aperture size



GPIO22 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1




Quanta Computer Inc.
PROJECT : Chief River

Size	Document Number	Rev
	Thames_M2/ MainPower	A1A
Date:	Wednesday, February 01, 2012	Sheet 19 of 48

DP/TMDS/LVDS Transmitter Power
0.935V@222mA per port



 **Quanta Computer Inc.**
PROJECT : Chief River

Size	Document Number	Rev
	Thames_M2/ DP_Powers	A1A
Date:	Wednesday, February 01, 2012	Sheet 20 of 48

US000F


PART 6 OF 9

AB39	P	PCIE	VSS	GND	A3
F39	P	PCIE	VSS	GND	A37
F34	P	PCIE	VSS	GND	AA16
F39	P	PCIE	VSS	GND	AA18
G33	P	PCIE	VSS	GND	AA2
G34	P	PCIE	VSS	GND	AA21
H31	P	PCIE	VSS	GND	AA23
H34	P	PCIE	VSS	GND	AA26
H39	P	PCIE	VSS	GND	AA28
J31	P	PCIE	VSS	GND	AA6
J34	P	PCIE	VSS	GND	AB12
K31	P	PCIE	VSS	GND	AB15
K34	P	PCIE	VSS	GND	AB17
K39	P	PCIE	VSS	GND	AB20
L31	P	PCIE	VSS	GND	AB22
L34	P	PCIE	VSS	GND	AB24
M34	P	PCIE	VSS	GND	AB27
M39	P	PCIE	VSS	GND	AC11
N31	P	PCIE	VSS	GND	AC13
N34	P	PCIE	VSS	GND	AC16
P31	P	PCIE	VSS	GND	AC18
P34	P	PCIE	VSS	GND	AC2
P39	P	PCIE	VSS	GND	AC21
R34	P	PCIE	VSS	GND	AC23
T31	P	PCIE	VSS	GND	AC26
T34	P	PCIE	VSS	GND	AC28
T39	P	PCIE	VSS	GND	AC6
U31	P	PCIE	VSS	GND	AD15
U34	P	PCIE	VSS	GND	AD17
V34	P	PCIE	VSS	GND	AD20
V39	P	PCIE	VSS	GND	AD22
W31	P	PCIE	VSS	GND	AD24
W34	P	PCIE	VSS	GND	AD27
Y34	P	PCIE	VSS	GND	AD9
Y39	P	PCIE	VSS	GND	AE2
				GND	AE6
				GND	AF10
				GND	AF16
				GND	AF18
				GND	AF21
				GND	AG17
				GND	AG2
				GND	AG20
				GND	AG22
				GND	AG6
				GND	AG9
				GND	AH21
				GND	AJ10
				GND	AJ11
				GND	AJ2
				GND	AJ28
				GND	AJ6
				GND	AK11
				GND	AK31
				GND	AK7
				GND	AL11
				GND	AL14
				GND	AL17
				GND	AL2
				GND	AL20
				GND	AL23
				GND	AL26
				GND	AL32
				GND	AL5
				GND	AL8
				GND	AL8
				GND	AM11
				GND	AM31
				GND	AM9
				GND	AN11
				GND	AN2
				GND	AN30
				GND	AN6
				GND	AN6
				GND	AN6
				GND	AP11
				GND	AP7
				GND	AP9
				GND	ARS
				GND	B11
				GND	B13
				GND	B15
				GND	B17
				GND	B19
				GND	B21
				GND	B23
				GND	B25
				GND	B27
				GND	B29
				GND	B31
				GND	B33
				GND	BY
				GND	B9
				GND	C1
				GND	C39
				GND	E35
				GND	EP
				GND	FT1
				GND	F13
F15	GND				
F17	GND				
F19	GND				
F21	GND				
F23	GND				
F25	GND				
F27	GND				
F29	GND				
F31	GND				
F33	GND				
F7	GND				
F9	GND				
G2	GND				
G6	GND				
H9	GND				
J2	GND				
J27	GND				
J6	GND				
J8	GND				
K14	GND				
K7	GND				
L11	GND				
L17	GND				
L2	GND				
L22	GND				
L24	GND				
L8	GND				
M17	GND				
M22	GND				
M24	GND				
N16	GND				
N18	GND				
N2	GND				
N21	GND				
N23	GND				
N26	GND				
N6	GND				
R15	GND				
R17	GND				
R2	GND				
R20	GND				
R22	GND				
R24	GND				
R27	GND				
R6	GND				
T11	GND				
T13	GND				
T16	GND				
T18	GND				
T21	GND				
T23	GND				
T26	GND				
U15	GND				
U17	GND				
U2	GND				
U20	GND				
U22	GND				
U24	GND				
U27	GND				
U6	GND				
V11	GND				
V16	GND				
V18	GND				
V21	GND				
V23	GND				
V26	GND				
W2	GND				
W6	GND				
Y15	GND				
Y17	GND				
Y20	GND				
Y22	GND				
Y24	GND				
Y27	GND				


GND

EV@HEATHROW M2


VSS MECH A39
VSS MECH AW1
VSS MECH AW39

 **Quanta Computer Inc.**
PROJECT : Chief River

Size	Document Number	Rev
	Thames_M2/ GND	A1A
Date:	Wednesday, February 01, 2012	Sheet 21 of 48



Ball Name	Thames	Seymour
MEM_CALRN0	243R	X
MEM_CALRN1	X	243R
MEM_CALRN2	243R	X
MEM_CALRP0	243R	X
MEM_CALRP1	X	243R
MEM_CALRP2	243R	X




Place all these components very close to GPU (within 25mm) and keep all components close to each other.
 ** This basic topology should be used for DRAM_RAT for DDR3/GDDR5

These Capacitors and Resistor values are an example only
 The series R and // cap values will depend on the DRAM loads and will have to be calculated for different Memory, DRAM loads and board to pass Reset Signal Spec

CHANNEL A: 512MB DDR3 (64M*16*4pcs) <VGA>


- [22] VMA_DQ63[0..] VMA_DQ63[0..]
- [22] VMA_DM7[0..] VMA_DM7[0..]
- [22] VMA_RDQS7[0..] VMA_RDQS7[0..]
- [22] VMA_WDQS7[0..] VMA_WDQS7[0..]
- [22] VMA_M0[1..0..] VMA_M1[1..0..]

QS#A[7..0]
QS#B[7..0]








TOP Left

BOT Left





BOT Right


TOP Right




Quanta Computer Inc.
PROJECT: Chief River
Doc: Wednesday, February 01, 2012
Sheet: 23 of 48
Date: Wednesday, February 01, 2012
Sheet: 23 of 48




VGA Power Enable Reverse (Intel --> Low Active) PX



Platform Reset PX/OEV




PX Mode control signal PX4/PX5




Core power for PCIE Logic PX4/PX5/OEV

Designs that do not support the BACO option must connect the BIF_VDDC to VDDC




3.3V VGA/PX4/PX5/OEV




Quanta Computer Inc.
PROJECT : Chief River
Thames_M2/ Baco

Size	Document Number	Rev
		A1A
Date: Wednesday, February 01, 2012	Sheet 25 of 48	


S3 power Reduction (SM_DRAMRST#) S3P/NS3P/CPU




S3 power Reduction (SM_DRAMPWROK) S3P/NS3P/CPU




For S3 power Reduction Sequence S3P/NS3P/CPU





S3 power Reduction (CPU Power) S3P/NS3P/CPU





For S3 power Reduction VTT discharge S3P/NS3P/CPU




HDMI Conn HDM/HMU/HMV




HDMI-HPD HDM/HMU/HMV





HDMI-HPD HDM/HMU/HMV




HDMI LEVEL SHIFT




HDMI-SMBus HDM/HMU/HMV




HDMI CEC CEC




CEC HotPlug CEC




CEC Output CEC




CEC Input CEC




CEC SMBus Level Shift




Panel backlight control LDS






LCD POWER SWITCH LDS/LDU/LDV







HALL Sensor




CRT CRT/CRU/CRV










LCD Panel Module <LDS>



CCD CCD







AVCC33X		
Min	Typ	Max
3.15V	3.30V	3.45V
Current = 388mA		

PVCCA33X		
Min	Typ	Max
3.15V	3.30V	3.45V
Current = 78mA		

AVCC10X		
Min	Typ	Max
1.00V	1.05V	1.05V
Current = 170mA		

AVCC10		
Min	Typ	Max
1.00V	1.05V	1.05V
Current = 33mA		

DVCC33X		
Min	Typ	Max
2.97V	3.30V	3.63V
Current = 0mA		




DVCC33		
Min	Typ	Max
2.97V	3.30V	3.63V
Current = 5mA		

DVCC10X		
Min	Typ	Max
1.00V	1.05V	1.10V
Current = 23mA		

DVCC10		
Min	Typ	Max
1.00V	1.05V	1.10V
Current = 72mA		

XCKSEL[1:0]	
00 (default)	12MHz crystal oscillator to XSCI/XSCO
01	30MHz crystal oscillator to XSCI/XSCO
10	48MHz reference clock to XCK pin
11	24MHz reference clock to XCK pin

PPWRCTL	VBus controllable, internal pull down
0	VBus is not controlled by FL1009
1	VBus is controlled by FL1009





Quanta Computer Inc.
PROJECT : Chief River
USB 3.0(FL1009)

Size	Document Number	Rev
		A1A

Date: Wednesday, February 01, 2012 Sheet 30 of 48





USB CONNECT <U3B/USB>
RIGHT(UR)




	R9861	R9860	R9859	R9858	R9862
14566		V		V	
14600			V		
14617(with CB2)	V		V		
14617(no CB2)			V		V

14566/14600			
CB0	CB1	Status	
0	0	Auto mode	
0	1	Force dedicated charger mode	
1	X	Pass-Through(USB) mode: Connect DP/DM to TDP/TDM for 14566	
1	0	Pass-Through(USB) mode for 14600	
1	1	pass-through(USB) with CDP Emulation for 14600	

14617			
CB0	CB1	CB2	Status
X	X	1	Force Apple 2A Charger Mode
0	0	0	Autodetection charger mode
0	1	0	Force-Dedicated Charger Mode
1	0	0	USB Pass-Through Mode(USB) Connect DP/DM to TDP/TDM
1	1	0	USB Pass-Through Mode with CDP Emulation.Auto connect DP/DM to TDP/TDM depending on CDP status






USB CONNECT LEFT1(ULU)





USB 3.0 Rdriver IC <U3B>

USB3.0 re-driver IC




Control pins setting			
EN_RXD	Device function	CM	Device function
1 (default)	Normal Operation	0 (default)	Normal Operation
0	Sleep Mode	1	Compliance Test Mode





USB CONNECT LEFT2(ULD)



ULD



SATA HDD
HDD





SATA ODD <ODD>




ODD Zero power .
(Only for Intel)

<OZP>







External MIC <ADO>



Headphone <ADO>




Internal Speaker <ADO>



Atheros Lan <LAN/LN1.LNG>


0.163A(20mils)




Atheros AR8151/AR8152

GIGA:AR8151-BL1A-R = AL00815005
10/100:AR8152-BL1A-R = AL008152009


PLACE NEAR LAN IC SIDE <LAN/LN1.LNG>



TRANSFORMER <LAN/LN1.LNG>



RJ45 <LAN>




Quanta Computer Inc.
PROJECT : BLG

Rev: N/A

Date: Wednesday, February 01, 2012 15:00:35 of 48

2 IN 1 Card Reader <MMC>



SDWPEN (SD write protect enable)
 1 : decided by SDWP(default)
 0 : SD always write-able


NBMD (Power saving mode enable)
 1 : enable (default)
 0 : disable

XTALSEL (Clock input selection)
 1 : 48MHz input (default)
 0 : 12MHz input


Quanta Computer Inc.
PROJECT : Chief River

Size	Document Number	Rev
	Card Reader(AU6437)	A1A
Date:	Wednesday, February 01, 2012	Sheet 36 of 48


Card Reader (AU6437B53-GDL-GR) <MMC>



EC <KBC>




SM BUS <KBC>
PU/Address




SM BUS Devices	Address
1 Battery(A)	
PCH(SS)	
G-sensor(S0)	
CPU Thermal(A)	98H
IDROM(A)	
VGA Thermal(A or S0)	98H
CEC(A)	
MMB(A)	


TP <KBC>




INTERNAL KEYBOARD STRIP SET <KBC>




SPI FLASH <KBC>




HWPG circuit <KBC>



Power Button <KBC>




Place on easy use location






MS Strap	SKU_STRAP_1	SKU_STRAP_2	SKU_STRAP_3
13" UMA	0	0	0
13" DIS	0	0	1
14" Capetown UMA	0	1	0
14" Capetown DIS	0	1	1
14" Luxor UMA	1	0	0
14" Luxor DIS	1	0	1


INT Keyboard <KBC>




TP board <TPD>




HOLE




TP board <TPD>




LED LED BATTERY




RF LED LED





POWER LED




ESD Protect LED




EMI EMI




(13644, 1700) (2776, 6392) (3884, 6592) (13254, 5454) (13054, 1828) (2702, 5916) (3534, 5878) (6949, 6677) (7361, 6182)
 (4664, 6694) (5201, 6650) (13333, 5677) (7047, 5660) (7807, 5563)





Quanta Computer Inc.
PROJECT : Chief River


Size	Document Number	Rev
	CHARGER-ISL88731C	A1A
Date:	Wednesday, February 01, 2012	Sheet 40 of 48





Quanta Computer Inc.
PROJECT : Chief River


Size	Document Number	Rev
	System 3V/5V(TPS51123A)	A1A
Date:	Wednesday, February 01, 2012	Sheet 41 of 48


Be careful to this two net name.



 Quanta Computer Inc. PROJECT : Chief River		Size	Document Number	Rev
			DDR1.5V	A1A
Date:	Wednesday, February 01, 2012	Sheet	42 of 48	



 Quanta Computer Inc. PROJECT : Chief River		
Size	Document Number	Rev
	+VCCIO(RT8240BGQW)	A1A
Date:	Wednesday, February 01, 2012	Sheet 43 of 48




OCP : 8.12A
 (Peak 6.000A ,AVG 4.200A)
 Total capacitor : 66uF
 ESR :
 f_c : 300k Hz

VCCSA_VID0	VCCSA_VID1	+VCCSA
0	0	0.9V
0	1	*0.8V
0	1	*0.85V
1	0	0.725V
1	1	0.675V



*0.8V FOR SV TYPE
 *0.85V FOR LV/ULV TYPE

R	+VCCSA
OPEN	*0.8V
33K	*0.85V






Quanta Computer Inc.
 PROJECT : Chief River


Size	Document Number +VCCSA(TI51461)	Rev A1A
Date:	Wednesday, February 01, 2012	Sheet 44 of 48




P7



		Quanta Computer Inc.
		PROJECT :Chief River
Size	Document Number	Rev
	+1.8V/Discharge	A1A
Date:	Wednesday, February 01, 2012	Sheet 46 of 48



+VGPU_CORE
 Fs=300K
 TDC : 20.5A
 I_{max}:30A
 OCP:36A




Seymour XT


GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	+VGPU_CORE
1	1	0.9V
1	0	1V
0	1	1.05V
0	0	1.15V

Thames XT

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	+VGPU_CORE
1	1	0.875V
1	0	0.9V
0	1	1V
0	0	1V

	Seymour XT	Thames XT
R1	68.1K	18.7K
R2	31.6K	66.5K
R3	590K	590K
R4	332K	71.5K
R5	2.49K	2.32K
R6	2.49K	2.32K





(Peak 6.000A ,AVG 4.200A)
Total capacitor : 22uF

- Power On Sequence**
1. +3V_GPU connect +3V
 2. PX_PWRGOOD Enable +VGPU_CORE
 3. DGPU_PWRROK Enable(Delay) +1.8V_GFX
 4. DGPU_PWR_EN Enable(Delay) +1.5V_GFX
 5. DGPU_PWR_EN Enable(Delay) +1V_GFX




Quanta Computer Inc.

PROJECT : Chief River

Size	Document Number	Rev
	+VGACORE	A1A
Date:	Wednesday, February 01, 2012	Sheet 48 of 48

Model	REV	CHANGE LIST	MODEL		
			PAGE	FROM	To
BY3/BY4	1A	PAGE 8: Dual SPI ROM circuit modify for Win8.	1	1A	
		PAGE 8: C2010 change value to 15P/C2013 change value to 12P.	2	1A	
		PAGE 9: SMBUS/CLK REQ pin PU/PD resister pallerel resister to single resister.	3	1A	
		PAGE 10: R2185 change power to +3V.	4	1A	
		PAGE 10: R2160 MB_ID9 change to GPIO34.	5	1A	
		PAGE 16/28: d-GPU CRT Port change from Port6 to Port3.	6	1A	
		PAGE 17: C5045/C5049 change to 22P.	7	1A	
		PAGE 25: Del PX Mode PERST#_BUF double drawing.	8	1A	
		PAGE 30: C5345/C5348 change value to 22P.	9	1A	
		PAGE 31: Add RN12/RN13 CHOCK for EMI test..	10	1A	
		PAGE 32: Add RN11/RN6 CHOCK for EMI test..	11	1A	
		PAGE 34: Stuff C5438/C5439/C5440/C5441 for EMI test.	12	1A	
		PAGE 35: Reserve LAN power circuit.	13	1A	
		PAGE 36: r9781/r9774/r9776/r9777/r9779/r9733 to 33ohm for EMI test.	14	1A	
		PAGE 37: Reserve GPIO for USB3.0 Power enable/LAN power/Inform VGA power status.	15	1A	
		PAGE 39: LED3 change to single white color for PRD1.0	16	1A	
		PAGE 39: Add C2136/C2137/C2138/C2118/C2129/C2135/C2142/C2144/C2143/C2139/C2140/C2141 for EMI test.	17	1A	
			18	1A	
			19	1A	
			20	1A	
			21	1A	
			22	1A	
			23	1A	
			24	1A	
			25	1A	
			26	1A	
			27	1A	
			28	1A	
			29	1A	
			30	1A	

DOC NO. 204	PROJECT MODEL :	BY3,BY4	APPROVED BY:	DATE:	
	PART NUMBER:		DRAWING BY:	REVISION:	



Quanta Computer Inc.
PROJECT : BY3, BY4
Change list
 Date: Wednesday, February 01, 2012 Sheet 49 of 49